We give new results about the relationship between 1-planar graphs and RAC graphs. A graph is 1-planar if it has a drawing where each edge is crossed at most once. A graph is RAC if it can be drawn in such a way that its edges cross only at right angles. These two classes of graphs and their relationships have been widely investigated in the last years, due to their relevance in application domains where computing readable graph layouts is important to analyze or design relational data sets. We study ICplanar graphs, the sub-family of 1-planar graphs that admit 1-planar drawings with independent crossings (i.e., no two crossed edges share an endpoint). We prove that every IC-planar graph admits a straight-line RAC drawing, which may require however exponential area. If we do not require right angle crossings, we can draw every ICplanar graph with straight-line edges in linear time and quadratic area. We then study the problem of testing whether a graph is IC-planar. We prove that this problem is NPhard, even if a rotation system for the graph is fixed. On the positive side, we describe a polynomial-time algorithm that tests whether a triangulated plane graph augmented with a given set of edges that form a matching is IC-planar.
Introduction
Graph drawing is a well-established research area that studies how to automatically compute visual representations of relational data sets in many application domains, including software engineering, circuit design, computer networks, database design, social sciences, and biology (see, e.g., [16, 22, 37, 38, 48, 49] ). The aim of a graph visualization is to clearly convey the structure of the data and their relationships, in order to support users in their analysis tasks. In this respect, there is a general consensus that edges with many crossings and bends negatively affect the readability of a drawing of a graph, as also witnessed by several user studies on the subject (see, e.g., [45, 46, 52] ). At the same time, more recent cognitive experiments suggest that edge crossings do not inhibit user task performance if the edges cross at large angles [33, 34, 36] . As observed in [21] , intuitions of this fact can be found in real-life applications: for example, in hand-drawn metro maps and circuit schematics, where edge crossings are conventionally at 90 degrees (see, e.g., [51] ), and in the guidelines of the CCITT (Comité Consultatif International Téléphonique et Télégraphique) for drawing Petri nets, where it is written: "There should be no acute angles where arcs cross" [13] .
The above practical considerations naturally motivate the theoretical study of families of graphs that can be drawn with straight-line edges, few crossings per edge, and right angle crossings at the same time. This kind of research falls in an emerging topic of graph drawing and graph theory, informally called "beyond planarity". The general framework of this topic is to relax the planarity constraint by allowing edge crossings, but still forbidding those configurations that would affect the readability of the drawing too much. Different types of forbidden edge-crossing configurations give rise to different families of beyond planar graphs. For example, for any integer k ≥ 3, the family of k-quasi planar graphs is the set of graphs that have a drawing with no k mutually crossing edges (see, e.g., [1, 2, 28] ). For any positive integer k, the family of k-planar graphs is the set of graphs that admit a drawing with at most k crossings per edge [43] ; in particular, 1-planar graphs have been widely studied in the literature (see, e.g., [3, 20, 30, 32, 39, 47] ). RAC (Right Angle Crossing) graphs are those graphs that admit a drawing where edges cross only at right angles (see, e.g., [21] ). Several algorithms and systems for computing RAC drawings or, more in general, large angle crossing drawings, have been described in the literature (see, e.g., [5, 17, 18, 19, 24, 25, 42, 35] ). See also [23] for a survey.
In this scenario, special attention is receiving the study of the relationships between 1-planar drawings and RAC drawings with straight-line edges. The maximum number of edges of an n-vertex 1-planar graph is 4n − 8 [43] , while n-vertex straightline 1-planar drawings and n-vertex straight-line RAC drawings have at most 4n − 9 edges [20] and 4n − 10 edges [21] , respectively. This implies that not all 1-planar graphs admit a straight-line drawing and not all 1-planar graphs with a straight-line drawing admit a straight-line RAC drawing. The characterization of the 1-planar graphs that can be drawn with straight-line edges was given by Thomassen in 1988 [50] . Our Contribution. In this paper we give new results on the relationship between 1-planar graphs, RAC graphs, and straight-line drawings. We concentrate on a subfamily of 1-planar graphs known as IC-planar graphs, which stands for graphs with independent crossings [4] . An IC-planar graph is a graph that admits a 1-planar drawing where no two crossed edges share an endpoint, i.e., all crossing edges form a matching. ICplanar graphs have been mainly studied both in terms of their structure and in terms of their applications to coloring problems [4, 40, 53, 54] . We prove that:
• Every IC-planar graph with n vertices admits a (non-RAC) straight-line drawing in O(n 2 ) area, which can be computed in O(n) time (Theorem 1). Our bound on the area requirement is worst-case optimal. We recall that there are embedded 1-planar graphs whose straight-line drawings require Ω(2 n ) area [32] .
• Every IC-planar graph is a RAC graph (Theorem 2), but we also show that a straight-line RAC drawing of an n-vertex IC-plane graph may require Ω(q n ) area, for a suitable constant q > 1 (Theorem 3).
Moreover, as a natural problem related to the results above, we study the computational complexity of recognizing IC-planar graphs. Namely:
• We prove that IC-planarity testing is NP-complete both in the variable embedding setting (Theorem 4) and when the rotation system of the graph is fixed (Theorem 5). Note that, 1-planarity testing is already known to be NP-complete in general [30, 39] and for a fixed rotation system [7] . Testing 1-planarity remains NP-hard even for near-planar graphs, i.e., graphs that can be obtained by a planar graph by adding an edge [11] .
• On the positive side, we give a polynomial-time algorithm that tests whether a triangulated plane graph augmented with a given set of edges that form a matching is IC-planar (Theorem 6). The interest in this special case is also motivated by the fact that every n-vertex IC-planar graph with maximum number of edges (i.e., with 13n/4 − 6 edges) is the union of a triangulated planar graph and of a set of edges that form a matching [54] .
We finally recall that the problem of recognizing 1-planar graphs has been studied also in terms of parameterized complexity. Namely, Bannister, Cabello, and Eppstein describe fixed-parameter tractable algorithms with respect to different parameters: vertex cover number, tree-depth, and cyclomatic number [8] . They also show that the problem remains NP-complete for graphs of bounded bandwidth, pathwidth, and treewidth, which makes unlikely to find parameter tractable algorithms with respect to these parameters. Fixed-parameter tractable algorithms have been also described for computing the crossing number of a graph, a problem that is partially related to the research on beyond planarity (see, e.g., [31, 44] ).
The remainder of the paper is organized as follows. In Section 2 we recall basic definitions used in the paper. Section 3 is devoted to prove Theorem 1. In Section 4 we prove Theorems 2 and 3. Section 5 proves Theorems 4, 5, and 6. Conclusions and open problems are in Section 6.
Preliminaries
We consider simple undirected graphs G. A drawing Γ of G maps the vertices of G to distinct points in the plane and the edges of G to simple Jordan curves between their endpoints. If the vertices are drawn at integer coordinates, Γ is a grid drawing. Γ is planar if no edges cross, and 1-planar if each edge is crossed at most once. Γ is ICplanar if it is 1-planar and there are no crossing edges that share a vertex. An example of an IC-planar graph is shown in Figure 1 (a).
A planar drawing Γ of a graph G induces an embedding, which is the class of topologically equivalent drawings. In particular, an embedding specifies the regions of the plane, called faces, whose boundary consists of a cyclic sequence of edges. The unbounded face is called the outer face. For a 1-planar drawing, we can still derive an embedding by allowing the boundary of a face to consist also of edge segments from a vertex to a crossing point. A graph with a given planar (1-planar, IC-planar) embedding is called a plane (1-plane, IC-plane) graph. A rotation system R(G) of a graph G describes a possible cyclic ordering of the edges around the vertices. R(G) is planar (1-planar, IC-planar) if G admits a planar (1-planar, IC-planar) embedding that preserves R(G). Observe that R(G) can directly be retrieved from a drawing or an embedding. The converse does not necessarily hold, as shown in Figure 1(b) .
A kite K is a graph isomorphic to K 4 with an embedding such that all the vertices are on the boundary of the outer face, the four edges on the boundary are planar, and the remaining two edges cross each other; see Figure 1 (c). Thomassen [50] characterized the possible crossing configurations that occur in a 1-planar drawing. Applying this characterization to IC-planar drawings gives rise to the following property: Property 1. Every crossing of an IC-planar drawing is either an X-or a B-crossing.
Here, an X-crossing has the crossing "inside" the 4-cycle (see Figure 1 (c)), and a Bcrossing has the crossing "outside" the 4-cycle (see Figure 1(d) ). We remark that, according to Thomassen [50] , a 1-planar drawing may contain crossings that are neither X-nor B-crossings, but W-crossings. This third type of crossing is not possible in an IC-planar drawing since it contains two vertices incident to two crossed edges.
Let G be a plane (1-plane, IC-plane) graph. G is maximal if no edge can be added without violating planarity (1-planarity, IC-planarity). A planar (1-planar, IC-planar) graph G is maximal if every planar (1-planar, IC-planar) embedding is maximal. If we restrict to 1-plane (IC-plane) graphs, we say that G is plane-maximal if no edge can be added without creating at least an edge crossing on the newly added edge (or making the graph not simple). We call the operation of adding edges to G until it becomes plane-maximal a plane-maximal augmentation. 
Straight-line drawings of IC-planar graphs
We show that every IC-planar graph admits an IC-planar straight-line grid drawing in quadratic area, and this area is worst-case optimal (Theorem 1). The result is based on first using a new technique that augments an embedding of the input graph to a maximal IC-plane graph (the resulting embedding might be different from the original one) with specific properties (Lemma 1), and then suitably applying a drawing algorithm by Alam et al. for triconnected 1-plane graphs [3] on the augmented graph. We say that a kite (a, b, c, d) with crossing edges (a, d) and (b, c) is empty if it contains no other vertices, that is, the edges (a, c), (a, d), and (a, b) are consecutive in the counterclockwise order around a; see Figure 2 (b). The condition for the edges around b, c, and d is analogous. We are now ready to prove the next lemma. Lemma 1. Let G = (V, E) be an IC-plane graph with n vertices. There exists an O(n)-time algorithm that computes a plane-maximal IC-plane graph G + = (V, E + ) with E ⊆ E + such that the following conditions hold:
(c1) The four endpoints of each pair of crossing edges induce a kite.
(c2) Each kite is empty.
(c3) Let C be the set of crossing edges in G + . Let C * ⊂ C be a subset containing exactly one edge for each pair of crossing edges. Then G + \ C * is plane and triangulated.
(c4) The outer face of G + is a 3-cycle of non-crossed edges.
Proof. Let G be an IC-plane graph; we augment G by adding edges such that for each pair of crossing edges (a, d) and (b, c) the subgraph induced by vertices {a, b, c, d} is isomorphic to K 4 ; see the dashed edges in Figures 1(c) and 1(d). Next, we want to make sure that this subgraph forms an X-configuration and the resulting kite is empty. Since G is IC-planar, it has no two B-configurations sharing an edge. Thus, we remove a B-configuration with vertices {a, b, c, d} by rerouting the edge (a, b) to follow the edge (a, d) from vertex a until the crossing point, then edge (b, c) until vertex b, as shown by the dotted edge in Figure 1 We now augment G to G + , such that (c3) is satisfied. Let C be the set of all pairs of crossing edges in G . Let C * be a subset constructed from C by keeping only one (arbitrary) edge for each pair of crossing edges. The graph G \ C * is clearly plane. To ensure (c3), graph G + \ C * must be plane and triangulated. Because G satisfies (c2), each removed edge spans two triangular faces in G \ C * . Thus, no face incident to a crossing edge has to be triangulated. We internally triangulate the other faces by picking any vertex on its boundary and connecting it to all other vertices (avoiding multiple edges) of the boundary; see e.g. Figure 2 (c). Graph G + is then obtained by reinserting the edges in C * and satisfies (c3). To satisfy (c4), notice that G + is ICplane, hence, it has a face f whose boundary contains only non-crossed edges. Also, f is a 3-cycle by construction. Thus, we can re-embed G + such that f is the outer face. It remains to prove that the described algorithm runs in O(n) time. Let m be the number of edges of G. Augmenting the graph such that for each pair of crossing edges their endpoints induce a subgraph isomorphic to K 4 can be done in O(m) time (the number of added edges is O(n)). Similarly, rerouting some edges to remove all Bconfigurations requires O(m) time. Also, triangulating the graph G \ C * can be done in time proportional to the number of faces of G \ C * , which is O(n + m). Since IC-planar graphs are sparse [54] , the time complexity follows. Theorem 1. There is an O(n)-time algorithm that takes an IC-plane graph G with n vertices as input and constructs an IC-planar straight-line grid drawing of G in O(n)× O(n) area. This area is worst-case optimal.
Proof. Augment G into a plane-maximal IC-plane graph G + in O(n) time using Lemma 1. Graph G + is triconnected, as it contains a triangulated plane subgraph. Draw G + with the algorithm by Alam et al. [3] which takes as input a 1-plane triconnected graph with n vertices and computes a 1-planar drawing on the (2n − 2) × (2n − 3) grid in O(n) time; this drawing is straight-line, but for the outer face, which may contain a bent edge if it has two crossing edges. Since by Lemma 1 the outer face of G + has no crossed edges, Γ is straight-line and IC-planar. The edges added during the augmentation are removed from Γ.
It remains to prove that the area bound of the algorithm is worst-case optimal. To this aim, we show that for every n ≥ 2 there exists an IC-planar graph G with Θ(n) vertices, such that every IC-planar straight-line grid drawing of G requires Ω(n 2 ) area. Dolev et al. [26] described an infinite family of planar graphs, called nested triangle graphs, such that every planar straight-line drawing of an n-vertex graph G (for n ≥ 6) of this family requires Ω(n 2 ) area. We augment G as follows. For every edge (u, v) of G, we add a vertex c uv , and two edges (u, c uv ) and (c uv , v). Denote by G + the resulting augmented graph, which clearly has Θ(n) vertices. We now show that in every possible IC-planar straight-line drawing of G + there are no two edges of G that cross each other. Observe that the subgraph induced by the vertices u, v, c uv is a 3-cycle. Any drawing of two cycles must cross an even number of times. If two edges (u, v) and (w, z) of G cross each other in an IC-planar drawing of G + , then the cycles u, v, c uv and w, z, c wz must cross at least twice. Since these are 3-cycles, either some edge is crossed at least twice or two adjacent edges are crossed. In either case, this violates the IC-planar condition. Hence, the subgraph G must be drawn planar and this implies that any straight-line IC-planar drawing of G + requires Ω(n 2 ) area.
IC-planarity and RAC graphs
It is known that every n-vertex maximally dense RAC graph (i.e., RAC graph with 4n − 10 edges) is 1-planar, and that there exist both 1-planar graphs that are not RAC and RAC graphs that are not 1-planar [27] . Here, we further investigate the intersection between the classes of 1-planar and RAC graphs, showing that all IC-planar graphs are RAC. To this aim, we describe a polynomial-time constructive algorithm. The computed drawings may require exponential area, which is however worst-case optimal; indeed, we exhibit IC-planar graphs that require exponential area in any possible IC-planar straight-line RAC drawing. Our construction extends the linear-time algorithm by de Fraysseix et al. [15] that computes a planar straight-line grid drawing of a maximal (i.e., triangulated) plane graph in quadratic area; we call it the dFPP algorithm. We need to recall the idea behind dFPP before describing our extension. Algorithm dFPP. Let G be a maximal plane graph with n ≥ 3 vertices. The dFPP algorithm first computes a suitable linear ordering of the vertices of G, called a canonical ordering of G, and then incrementally constructs a drawing of G using a technique called shift method. This method adds one vertex per time, following the computed canonical ordering and shifting vertices already in the drawing when needed. Namely, let σ = (v 1 , v 2 , . . . , v n ) be a linear ordering of the vertices of G. For each integer k ∈ [3, n], denote by G k the plane subgraph of G induced by the k vertices v 1 , v 2 , . . . , v k (G n = G) and by C k the boundary of the outer face of G k , called the contour of G k . Ordering σ is a canonical ordering of G if the following conditions hold for each integer k ∈ [3, n]: (i) G k is biconnected and internally triangulated; (ii) (v 1 , v 2 ) is an outer edge of G k ; and (iii) if k + 1 ≤ n, vertex v k+1 is located in the outer face of G k , and all neighbors of v k+1 in G k appear on C k consecutively.
We call lower neighbors of v k all neighbors v j of v k for which j < k. Following the canonical ordering σ, the shift method constructs a drawing of G one vertex per time. The drawing Γ k computed at step k is a drawing of G k . Throughout the computation, the following invariants are maintained for each Γ k , with 3 ≤ k ≤ n:
is drawn with slope either +1 or −1.
More precisely, Γ 3 is constructed placing v 1 at (0, 0), v 2 at (2, 0), and v 3 at (1, 1). The addition of v k+1 to Γ k is executed as follows. Let w p , w p+1 , . . . , w q be the lower neighbors of v k+1 ordered from left to right. Denote by µ(w p , w q ) the intersection point between the line with slope +1 passing through w p and the line with slope −1 passing through w q . Point µ(w p , w q ) has integer coordinates and thus it is a valid placement for v k+1 . With this placement, however, (v k+1 , w p ) and (v k+1 , w q ) may overlap with (w p , w p+1 ) and (w q−1 , w q ), respectively; see Figure 3 (a). To avoid this, a shift operation is applied: w p+1 , w p+2 ,. . . ,w q−1 are shifted to the right by 1 unit, and w q , w q+1 , . . . , w t are shifted to the right by 2 units. Then v k+1 is placed at point µ(w p , w q ) with no overlap; see Figure 3 (b). We recall that, to keep planarity, when the algorithm shifts a vertex w i (p + 1 ≤ i ≤ t) of C k , it also shifts some of the inner vertices together with it; for more details on this point refer to [12, 15] . By Invariants (I1) and (I3), the area of the final drawing is (2n − 4) × (n − 2).
Our extension. Let G be an IC-plane graph, and assume that G + is the plane-maximal IC-plane graph obtained from G by applying the technique of Lemma 1. Our drawing algorithm computes an IC-planar drawing of G + with right angle crossings, by extending algorithm dFPP. It adds to the classical shift operation move and lift operations to guarantee that one of the crossing edges of a kite is vertical and the other is horizontal. We now give an idea of our technique, which we call RAC-drawer. Details are given in the proof of Theorem 2. Let σ be a canonical ordering constructed from the underlying maximal plane graph of G + . Vertices are incrementally added to the drawing, according to σ, following the same approach as for dFPP. However, suppose that K = (a, b, c, d) is a kite of G + , and that a and d are the first and the last vertex of σ among the vertices in K, respectively. Once d has been added to the drawing, the algorithm applies a suitable combination of move and lift operations to the vertices of the kite to rearrange their positions so to guarantee a right angle crossing. Note that, following the dFPP technique, a was placed at a y-coordinate smaller than the y-coordinate of d. A move operation is then used to shift d horizontally to the same x-coordinate as a (i.e., (a, d) becomes a vertical segment in the drawing); a lift operation is used to vertically shift the lower between b and c, such that these two vertices get the same y-coordinates. Both operations are applied so to preserve planarity and to maintain Invariant (I3) of dFPP; however, they do not maintain Invariant (I1), thus the area can increase more than in the dFPP algorithm and may be exponential. The application of move/lift operations on the vertices of two distinct kites do not interfere each other, as the kites do not share vertices in an IC-plane graph. The main operations Proof. Let G + be the augmented graph constructed from G by using Lemma 1. Call G the subgraph obtained from G + by removing one edge from each pair of crossing edges; G is a maximal plane graph (see condition (c3) of Lemma 1). We apply on G the shelling procedure used by de Fraysseix et al. to compute a canonical ordering σ of G in O(n) time [14] ; it goes backwards, starting from a vertex on the outer face of G and successively removing a vertex per time from the current contour. However, during this procedure, some edges of G can be replaced with some other edges of G + that were previously excluded, although G remains maximal planar. Namely, whenever the shelling procedure encounters the first vertex d of a kite K = (a, b, c, d), it marks d as top(K), and considers the edge e of K that is missing in G . If e is incident to d in K, the procedure reinserts it and removes from G the other edge of K that crosses e in G + . If e is not incident to d, the procedure continues without varying G . We say that u ≺ v if σ(u) < σ(v).
We then compute a drawing of G + by using the RAC-drawer algorithm. Let vertex v = v k+1 be the next vertex to be placed according to σ. Let U(v) be the set of lower neighbors of v, and let λ(v) and ρ(v) be the leftmost and the rightmost vertex in U(v), respectively. Also, denote by A l (v) the vertices to the top-left of v, and by A r (v) the vertices to the top-right of v. If v is not top(K) for some kite K, then v is placed by following the rules of dFPP, that is, at the intersection of the ±1 diagonals through λ(v) and ρ(v) after applying a suitable shift operation. If v = top(K) for some kite K, the algorithm proceeds as follows.
The remaining three vertices of K are in G k and are consecutive along the contour C k , as they all belong to U(d) (by construction, G contains edge (a, d)). W.l.o.g., assume that they are encountered in the order {b, a, c} from left to right. The following cases are now possible: Case 1: a ≺ b and a ≺ c. This implies that a = ρ(b) and a = λ(c). The edges (a, b) and (a, c) have slope −1 and +1, respectively, as they belong to C k . We now aim at having b and c at the same y-coordinate, by applying a lift operation. Suppose first that r = y(c)−y(b) > 0; see Figure 4 Finally, we place d vertically above a. To this aim, we first apply the shift operation according to the insertion step of dFPP. After that, we may need to apply a move operation; see Figure 4 (c). If s = x(d) − x(a) > 0, then we apply the shift operation to vertex ρ(d) = c by 2s units to the right and then place d (see Figure 4 (d)). If s = x(d) − x(a) < 0, then we apply the shift operation to vertex λ(d) = b by 2s units to the left and then place d (clearly, the shift operation can be used to operate in the left direction with a procedure that is symmetric to the one that operates in the right direction). Edges (a, d) and (b, c) are now vertical and horizontal, respectively. In the next steps, their slopes do not change, as their endpoints are shifted only horizontally (they do not belong to other kites); also, a is shifted along with d, as it belongs to U(d). Case 2: b ≺ a ≺ c or c ≺ a ≺ b. We describe how to handle the case that b ≺ a ≺ c, as the other case can be handled by symmetric operations. This implies that b = λ(a) and a = λ(c). The edges (b, a) and (a, c) both have slope +1 respectively, as they belong to C k . Let {z 1 ≺ . . . ≺ z r } be the sequence of r ≥ 1 neighbors of b inside A r (b), with a = z r and b = λ(z i ), with 1 ≤ i ≤ r, as shown in Figure 5 .
Consider the slopes α i of the edges (z i , z i+1 ) for 1 ≤ i < r, and let α min be the negative slope with the least absolute value among them; see the bold edge in Figure 5 . Let s be the (negative) slope of the edge (b, ρ(b)). We aim at obtaining a drawing where |s| ≤ |α min |. To this aim, we apply the shift operation on ρ(b) by x units to the right, which stretches and flattens the edge (b, ρ(b)). If |α min | = h/w, and |s| = h /w , then the value of x is the first even integer such that x ≥ (h w − hw )/h. Now we have that |s| = h /(w + x) ≤ h /(w − h w/h − w ) = h/w = |α min |. The fact that x is even preserves the even length of the edges on the contour. This preliminary operation will be useful in the following. and (c, a) have slope +1 and −1, respectively, as they belong to C k . We now aim at having both b and c at the y-coordinate y(a) + 1. To this end, we use the procedure described in Case 2 to lift b upwards by y(a) + 1 − y(b) rows by using a dummy vertex c at position (x(c), y(a) + 1) as a reference point. Note that this lifting only affects b and the vertices in A l (b) (all other vertices are moved uniformly), so both a and c remain at their position. Hence, we now have the situation c ≺ a ≺ b and can again use the procedure of Case 2 to solve this case.
To conclude the proof, we need to consider the first edge of the construction which is drawn horizontal. Since the lift operation requires an edge that does not have slope 0, we may need to introduce dummy vertices and edges. Namely, if there is a kite including the base edge (v 1 , v 2 ), then we add two dummy vertices 1 , 2 below it that form a new base edge (v 1 , v 2 ). We add the additional edges
2 ) and (v 2 , v n ) to make the graph maximal planar. These dummy vertices and edges will be removed once the last vertex v n is placed.
In terms of time complexity, G + can be computed in O(n) time, by Lemma 1.
Furthermore, each shift, move and the lift operation can be implemented in O(n) time, hence the placement of a single vertex costs O(n) time. However, in some cases (in particular, when we are placing the top vertex of a kite), we may need to undo the placement of a set of vertices and re-insert them afterwards. Since when we undo and reinsert a set of vertices we also update σ accordingly, this guarantees that the placement of the same set of vertices will not be undone anymore. Thus, the reinsertion of a set of O(n) vertices costs O(n 2 ). Hence, we have
time complexity. Figure 6 shows a running example of our algorithm. Theorem 2 and the fact that there exist n-vertex RAC graphs with 4n − 10 edges [21] while an n-vertex IC-planar graph has at most 13n/4 − 6 edges [54] imply that IC-planar graphs are a proper subfamily of RAC graphs. We now show that exponential area is required for RAC drawings of IC-planar graphs. Since the vertices are not drawn on the integer grid, the drawing area is measured as the proportion between the longest and the shortest edge.
Theorem 3. For every integer k ≥ 1, there exists an IC-plane graph G k with n k vertices such that every IC-planar straight-line RAC drawing of G k takes area Ω(q n k ), for some constant q > 1. Figures 7(a) and 7(b) for the construction of G k , for k ≥ 1. Each graph G i , for 1 ≤ i ≤ k, has a 4-cycle as outer face, while all other faces are triangles (a triangle is composed of either three vertices or of two vertices and one crossing point). Two non-adjacent edges of the outer face are called the marked edges of G i .
Proof. Refer to
Graph G 1 has 8 vertices, 4 inner vertices forming a kite, and 4 vertices on the outer face. All inner faces are triangles. The two marked edges of the outer face of G 1 are any two non-adjacent edges of this face. Graph G i is constructed from G i−1 as follows, see also Figure 7 (b). Let {A, B, C, D} be the four vertices of the outer face of G i−1 , and let (A, D) and (B, C) be the two marked edges of G i−1 (bold in Figure 7(b) ). We attach a kite (A, D, a, d) on the marked edge (A, D) and a kite (B, C, b, c) on the marked edge (B, C). We connect the two kites with the edges (a, B), (a, b), (c, D) , and (c, d). We then add a cycle between four further vertices {α, β, γ, δ} that form the outer face of G i , and we triangulate the inner face between the cycles (α, β, γ, δ) and (a, b, c, d). We set the edges (α, β) and (γ, δ) as the marked edges of G i .
An embedding-preserving straight-line RAC drawing Γ k of G k (k ≥ 1) with minimum area can be obtained by drawing each kite as a quadrilateral, as shown in (A, D) , it has to be that (b, c) is larger than (B, C) (to keep the visibility required for (a, b) and (c, d)). Then, this implies that the quadrilateral (B, C, b, c) contains the square that has the edge (B, C) as its left side, so the width increases by at least the length of edge (B, C).
The minimum-area drawing forces the outer face of every subgraph G i (i ≤ k) of G k to be a rectangle R i . We denote by l i (L i ) the length of the shortest (longest) side of R i . The area of R i is A i = l i × L i . Observe that, by construction, the marked edges of G i have length
The number of vertices of G k is n k = 8k, and
09 n k , which proves the statement.
Recognizing IC-planar graphs
The IC-planarity testing problem asks if a graph G admits an IC-planar embedding.
Hardness of the problem. The next theorem shows that IC-planarity testing is NPcomplete. Proof. IC-planarity is in NP, as one can guess an embedding and check whether it is IC-planar [29] . For the hardness proof, the reduction is from the 1-planarity testing problem, which asks whether a given graph is 1-planar or not. The reduction uses a 3-cycle gadget and exploits the fact that at most one edge of a 3-cycle is crossed in an IC-planar drawing. We transform an instance G of 1-planarity testing into an instance G * of IC-planarity testing, by replacing each edge (u, v) of G with a graph G uv consisting of two 3-cycles, T uv and T vu , with vertices {u, c uv , a uv } and {v, c vu , a vu }, respectively, plus edge (a uv , a vu ), called the attaching edge of u and v; see Figure 8 .
Let Γ be a 1-planar drawing of G. An IC-planar drawing Γ * of G * can be easily constructed by replacing each curve representing an edge (u, v) in Γ with a drawing of G uv where T uv and T vu are drawn planar and sufficiently small, such that the possible crossing that occurs on the edge (u, v) in Γ occurs on the attaching edge (a uv , a vu ) in Γ * . Hence, since all the attaching edges are independent, Γ * is IC-planar. Let Γ * be an IC-planar drawing of G * . We show that it is possible to transform the drawing in such a way that all crossings occur only between attaching edges. Once this condition is satisfied, in order to construct a 1-planar drawing Γ of G, it suffices to remove, for each edge (u, v), the vertices c uv and c vu , and to replace a uv and a vu with a bend point. Namely, as already observed, no more than one edge can be crossed for every gadget T uv of G * . Suppose now that the edge (u, a uv ) of T uv is crossed. Since the other two edges of T uv are not crossed, we can reroute (u, a uv ) such that it follows the curves that represent (u, c uv ) and (c uv , a uv ); see Figure 9 (a).
In order to complete the proof, we need to take care of the following particular case. Two attaching edges a uv and a uw that cross and that are connected to two gadgets T uv and T uw with a common vertex u represent a valid configuration in Γ * , while they give rise to a crossing between two adjacent edges in Γ, which is not allowed since Γ must be a simple drawing. However, this case can be easily solved, since the two edges do not cross any others, by rerouting them in Γ as shown in Figure 9 Note that this construction does not work for IC-planarity testing with a given rotation system since the rerouting step changes the rotation system. However, we now prove NP-hardness of IC-planarity testing for graphs with a given rotation system. We rely on the membrane technique introduced by Auer et al. [7] to prove the NP-hardness of 1-planarity testing for graphs with a given rotation system. In particular, we design gadgets that make it possible to use the membrane technique in the case of IC-planar graphs.
First, we replace the U-graphs [7] by M-graphs, called mesh graphs. These graphs have a unique embedding with a fixed rotation system. Namely, an M-graph is a mesh, where cells are filled with two crossing edges, following a checkerboard pattern to ensure independent crossings; see Figure 10 . To see that with a given rotation system, an M-graph has a unique embedding, observe that each subgraph isomorphic to K 4 can be embedded planarly or as a kite, and this is determined by the rotation system [41] . The rotation system defined by the drawing in Figure 10 implies that each subgraph isomorphic to K 4 is embedded as a kite, and therefore the embedding of an M-graph is unique.
Let M be an M-graph with a given fixed embedding. At its bottom line, M has sufficiently many free vertices that are not incident with a crossing edge in M . These vertices are consecutively ordered, say from left to right. The edges on the bottom line are not crossed in any IC-planar embedding of M , so they are crossing-free in the given embedding. Finally, M cannot be crossed by any path from a free vertex. In what follows, we attach further gadgets to M by connecting these gadgets to consecutive free vertices. If there are several gadgets, then they are separated and placed next to each other.
General Construction. Consider an instance α of planar-3SAT with its corresponding plane graph G and its dual G * . Recall that the vertices of G represent variables x and clauses c, also, there is an edge (x, c) if x or its negation occurs as a literal in c; see Figure 11 (a). We transform G * into an M-supergraph G * α (see Figure 11 (b)) as follows. Each vertex of G * , corresponding to a face of the embedded graph G, is replaced by a sufficiently large M-graph. Further, each edge of G * is replaced by a barrier of l parallel edges between l consecutive free vertices on the boundaries of the two M-graphs of the adjacent faces. These edges will be crossed by paths that are called ropes. The size of l will be determined later. For each variable x, we construct a V-gadget γ(x), and similarly we build a Cgadget for each clause. These gadgets are described below.
Each vertex u of G lies on the boundary of a face f of G. We attach the gadget γ(u) of u to the M-graph at f so that γ(u) lies in f . It does not matter which face f incident to u is chosen. Similarly, each edge e of G between a variable and a clause is replaced by a rope of length 2l + 3. Since e is crossed by its dual edge, the rope is crossed by a barrier. A rope acts as a communication line that "passes" a crossing at a V-gadget across a barrier to a C-gadget. We denote by a membrane (similarly as in [7] ) a path between free vertices on the boundary of a single M-graph, or between particular vertices of a variable gadget. We call a vertex IN if it is placed inside the region of a membrane and the boundary of the M-graph in an IC-drawing, and OUT otherwise. IN and OUT are exactly defined by edges which cross the membrane. Note that the framework is basically a simultaneous embedding of G and G * by means of our gadgets, M-graphs, barriers and ropes. The subgraph without V-and C-gadgets is 3-connected, since the M-graphs are 3-connected and the barriers have size l for l ≥ 3, and it has a unique planar embedding if one edge from each pair of crossing edges in each M-graph is removed.
Construction of the C-gadgets. The C-gadget c = (l 1 , l 2 , l 3 ) with three literals l 1 , l 2 and l 3 is attached to eight consecutive free boundary vertices of an M-graph M , say v 1 , . . . , v 8 . For each literal l i , there are three vertices u i , a i and b i , and four edges (u i , a i ),
, where u i is the initial vertex of the rope towards the corresponding variable gadget. There is a membrane of nine edges from v 1 to v 8 , see Figure 12 (a).
By construction, at most two vertices among u 1 , u 2 and u 3 can be moved outside the membrane, and at least one initial vertex of a rope (and maybe all) must be IN. IN shall correspond to the value true of the literal and thus of the clause.
Construction of the V-gadgets. Let x be a variable and let v be the vertex corresponding to x in G. Suppose that the literal x occurs in k clauses for some k ≥ 1, which are ordered by the embedding of G. Denote this sequence by x 1 , . . . x k , where each
This gadget is connected to 7(k + 2) free consecutive vertices on the border of the Mgraph M to which it is attached; see Figure 12 (b) for an illustration. The gadgets γ(x 0 ) and γ(x k+1 ) are called the (left and right) terminal gadgets and each γ( 
The M-graph must have sufficiently many free vertices for the edges from the gadgets and barriers. The smallest bound can easily be computed from the embedding of G and the attached gadgets; see Figure 11 (b). The rotation system of the gadgets is retrieved from the drawing and the ordering of the vertices on the border of M-graphs.
Correctness. We will now prove several lemmas on the structure of our construction. With these lemmas, we will show that an IC-planar drawing of the resulting graph G α immediately yields a valid solution to the underlying planar-3SAT problem. First, we show that the M-graph is not crossed.
Lemma 2. The boundary edges of an M-graph (with a fixed rotation system) are never crossed in an IC-planar drawing of G α .
Proof. This lemma follows directly from the construction. Each K 4 must be embedded as a kite, and further edge crossings violate IC-planarity.
Consequently, the following corollary holds. Corollary 1. A path from a free boundary vertex cannot cross any M-graph. Now, we show that every clause, terminal and literal gadget has at least one primary vertex that is not OUT.
Lemma 3. In every IC-planar drawing of G α , at most two of the primary vertices u 1 , u 2 and u 3 of a clause gadget can be OUT, and at most one of the primary vertices x
of a terminal or a literal gadget can be OUT of the local membrane.
Proof. Assume that u 1 , u 2 and u 3 all are OUT. Then, the membrane must cross five edges. Since the membrane has length seven, either one membrane edge is crossed twice or two adjacent membrane edges are crossed, which contradicts the IC-planarity of the drawing. The proof for terminal and literal gadgets works analogously.
Next, we show that the outer membrane crosses each rope.
Lemma 4.
In every IC-planar drawing of G α , each rope connected to a V-gadget is crossed by the outer membrane of the V-gadget.
Proof. Suppose some rope is not crossed by the outer membrane. Either the outer membrane crosses at least one barrier or it crosses the three paths of length two that connect the V-gadget endpoint of the rope to its M-graph. It cannot do the first if the size of the barrier is chosen to be l ≥ max{k | a variable x occurs in k clauses of α} + 2.
It cannot do the second since the outer membrane, of length 2k + 1, would be crossed at least k + 2 times.
The fact that a rope propagates a truth value is due to the fact that its length is tight, as the following lemma shows.
Lemma 5. In every IC-planar drawing of G α , respecting the rotation system, the endpoint of a rope at a C-gadget is OUT if the endpoint at the vertex is IN (its local membrane).
Proof. M-graphs, by construction, cannot be crossed by a rope. Thus, the rope must cross a barrier of l edges. In addition, a rope is crossed by the outer membrane of the variable gadget. If the endpoint at the vertex is IN (its local membrane), then the rope is crossed by l + 2 edges. Hence, it cannot cross another membrane, since its length is 2l + 3.
The consistency of the truth assignment of the variable is granted by the following lemma. With these lemmas, we can finally prove the following theorem.
Theorem 5. IC-planarity testing with given rotation system is NP-complete.
Proof. We have already stated in the proof of Theorem 4 that IC-planarity is in NP. We reduce from planar-3SAT and show that an expression α is satisfiable if and only if the constructed graph G * α has a IC-planar drawing. If α is satisfiable, then we draw the V-and C-gadgets according to the assignment, such that the initial vertex of each rope from the gadget of a variable x is IN at the C-gadget if the literal is assigned the value true. The resulting drawing is IC-planar by construction. If G * α has an IC-planar drawing, then we obtain the truth assignment of α from the drawing. Thus, IC-planarity with a given rotation system is NP-complete.
Note that the construction for the proof of Theorem. 5 also holds in the variable embedding setting, since the used graphs have an almost fixed IC-planar embedding. From this, we can obtain an alternative NP-completeness proof of IC-planarity testing.
Polynomial-time test for a triangulated plane graph plus a matching
On the positive side, we now describe an O(n 3 )-time algorithm to test whether a graph G = (V, E T ∪ E M ) that consists of a triangulated plane graph T = (V, E T ) and a matching M = (V M , E M ) with V M ⊆ V, E M ∩ E T = ∅ admits an IC-planar drawing that preserves the embedding of T . In the positive case the algorithm also computes an IC-planar drawing. An outline of the algorithm is as follows. (1) Check for every matching edge if there is a way to draw it such that it crosses only one edge of T . (2) Split T into subgraphs that form a hierarchical tree structure. (3) Traverse the 4-block tree bottom-up and solve a 2SAT formula for each tree node.
In order to check whether there is a valid placement for each matching edge (u, v) ∈ M , we have to find two adjacent faces, one of which is incident to u, while the other one is incident to v. To this end, we consider the dual T * of T that contains a vertex for each face in T that is not incident to a vertex w ∈ V M \{u, v}, and an edge for each edge in T that separates two faces. Further, we add two additional vertices u * and v * to T * that are connected to all faces that are incident to u and v, respectively. In the resulting graph T * ∪ {u * , v * }, we look for all paths of length 3 from u * to v * . These paths are equivalent to routing (u, v) through two faces that are separated by a single edge. Note that no path of length 1 or 2 can exist, since (i) by construction u * and v * are not connected by an edge and (ii) if there was a path of length 2 between u * and v * , then u and v would lie on a common face in the triangulated graph T ; thus, the edge (u, v) would exist both in E T and in E M , which is not possible since E T ∩ E M = ∅. See Figure 13 for an illustration. If there is an edge that has no valid placement, then G is not IC-planar and the algorithm stops. Otherwise, we save each path that we found as a possible routing for the corresponding edge in M . Now, we make some observations on the structure of the possible routings of an edge (u, v) ∈ M that we can use to get a hierarchical tree structure of the graph T . Every routing is uniquely represented by an edge that separates a face incident to u and a face incident to v and that might be crossed by (u, v). We call these edges routing edges. Let there be k routing edges for the pair (u, v). Each of these edges forms a triangular face with u. From the embedding, we can enumerate the edges by the counterclockwise order of their corresponding faces at u. This gives an ordering e 1 , . . . , e k of the routing edges. Let e 1 = (l uv , l uv ) and e k = (r uv , r uv ) such that the edge (u, l uv ) comes before the edge (u, l uv ), and the edge (u, r uv ) comes before (u, r uv ) in the counterclockwise order at u. Then, all edges e 1 , . . . , e k lie within the routing quadrangle (u, l uv , v, r uv ); see Figure 13 (c). Note that there may be more complicated structures between the edges, but they do not interfere with the ordering. Denote by Q uv = (u, l uv , v, r uv ) the routing quadrilateral of the matching edge (u, v) ∈ M . We define the interior I uv = (V uv , E uv ) as the maximal subgraph of T such that, for every vertex w ∈ V uv , each path from w to a vertex on the outer face of T contains u, l uv , v, or r uv . Consequently, Q uv ∈ V uv . We will now show that two interiors cannot overlap.
Lemma 7. For each pair of interiors I uv , I ab , exactly one of the following conditions holds: (a)
Proof. Assume that neither of the conditions holds. Recall that Q uv and Q ab are the boundaries of the interiors. Note that I uv ∩ I ab = ∅ corresponds to disjointness, I uv ⊂ I ab and I ab ⊂ I uv correspond to inclusion, and I uv ∩ I ab = Q uv ∩ Q ab corresponds to touching in their boundary of the two interiors I uv and I ab . Thus, if the conditions do not hold, the interiors must properly intersect, that is, without loss of generality, there is a vertex c ∈ Q uv that lies in I ab \ Q ab , and a vertex d ∈ Q uv that does not lie in I ab . Hence, the other two vertices of Q uv lie in Q ab . Clearly, c and d are opposite vertices in Q uv . By definition of IC-planar graphs, it holds that {a, b} ∩ {u, v} = ∅.
First, assume that c = l uv . Then, u and v must lie in Q ab . More specifically, by definition of IC-planar graphs {u, v} = {l ab , r ab }. Without loss of generality, assume that u = r ab and v = l ab . Since the edges (u, c) and (v, c) have to lie in I ab , this leads to the situation depicted in Figure 14(a) . However, this implies that that there are only two routing edges for (a, b) with one of them incident to u, and the other one is incident to v. Thus, the routing edges are not valid. The case that c = r uv works analogously.
Second, assume that c = u. Then, l uv and r uv must lie in Q ab . If l uv and r uv are adjacent on Q ab , say l uv = b and r uv = r ab , then there is only a single routing edge for (u, v) that is incident to b and thus not valid; see Figure 14 (b). Otherwise, there are two cases. If {l uv , r uv } = {a, b}, say r uv = a and l uv = b, then there are only two routing edges for (u, v) with one of them incident to a, and the other one incident to b; see Figure 14 (c). If {l uv , r uv } = {l ab , r ab }, say l uv = l ab and r uv = r ab , then both routing edges of (u, v) are incident to b; see Figure 14 This proves that, if there is a proper intersection between two routing quadrilaterals, than at least one of the corresponding matching edges has no valid routing edge. Thus, one of the conditions must hold.
By using Lemma 7, we can find a hierarchical structure on the routing quadrilaterals. We construct a directed graph H = (V H , E H ) with V H = {I uv | (u, v) ∈ M } ∪ {G}. For each pair I uv , I xy , E H contains a directed edge (I uv , I xy ) if and only if V uv ⊂ V xy and there is no matching edge (a, b) with V uv ⊂ V ab ⊂ V xy . Finally, we add an edge from each subgraph that has no outgoing edges to G. Each vertex but G only has one outgoing edge. Obviously, this graph contains no (undirected) cycles. Thus, H is a tree.
We will now show how to construct a drawing of G based on H in a bottom-up fashion. We will first look at the leaves of the graph. Let I uv be a vertex of H whose children are all leaves. Let I uivi , . . . , I u k v k be these leaves. Since these interiors are all leaves in H, we can pick any of their routing edges. However, the interiors may touch on their boundary, so not every combination of routing edges can be used. Assume that a matching edge (u i , v i ), 1 ≤ i ≤ k has more than two valid routing edges. Then, we can always pick a middle one, that is, a routing edge that is not incident to l uivi and r uivi , since this edge will not interfere with a routing edge of another matching edge. Now, we can create a 2SAT formula to check whether there is a valid combination of routing edges as follows. For the sake of clarity, we will create several redundant variables and formulas. These can easily be removed or substituted by shorter structures to improve the running time. For each matching edge (u i , v i ), 1 ≤ i ≤ k, we create two binary variables l i and r i , such that l i is true if and only if the routing edge incident to l uivi is picked, and r i is true if and only if the routing edge incident to r uivi is picked. If (u i , v i ) has only one routing edge, then it is obviously incident to l uivi and r uivi , so we set l uivi = r uivi = true by adding the clauses l uivi ∨false and r uivi ∨ false. If (u i , v i ) has exactly two routing edges, the picked routing edge has to be incident to either l uivi or r uivi , so we add the clauses l uivi ∨ r uivi and ¬l uivi ∨ ¬r uivi . If (u i , v i ) has more than two routing edges, we can pick a middle one, so we set l uivi = r uivi = false by adding the clauses ¬l uivi ∨ false and ¬r uivi ∨ false. Next, we have to add clauses to forbid pairs of routing edges that can not be picked simultaneously, i.e., they share a common vertex. Consider a pair of matching edges (u i , v i ), (u j , v j ), 1 ≤ i, j ≤ k. If r uivi =l uj vj , we add the clause ¬r i ∨ ¬l j . For the other three cases, we add an analogue clause. Now, we use this 2SAT to decide whether the subgraph I uv is IC-planar, and which routing edges can be used. For each routing edge (a, b) of I uv , we solve the 2SAT formula given above with additional constraints that forbid the use of routing edges incident to a and b. To that end, add the following additional clauses: If l uivi = a, add the clause ¬l i ∨ false. For the other three cases, we add an analogue clause. If this 2SAT formula has no solution, then the subgraph I uv is not IC-planar. Otherwise, there is a solution where you pick the routing edges corresponding to the binary variables. To decide whether a subgraph I uv whose children are not all leaves is IC-planar, we first compute which of their routing edges can be picked by recursively using the 2SAT formula above. Then, we use the 2SAT formula for I uv to determine the valid routing edges of I uv . Finally, we can decide whether G is IC-planar and, if yes, get a drawing by solving the 2SAT formula of all children of G.
Hence, we give the following for the proof of the time complexity.
Theorem 6. Let T = (V, E T ) be a triangulated plane graph with n vertices and let M = (V, E M ) be a matching. There exists an O(n 3 )-time algorithm to test if G = (V, E T ∪ E M ) admits an IC-planar drawing that preserves the embedding of T . If the test is positive, the algorithm computes a feasible drawing.
Proof. We need to prove that the described algorithm runs in O(n 3 ) time. Indeed, for each subgraph I uv , we have to run a 2SAT formula for each routing edge. Once we have determined the valid routing edges, we do not have to look at the children anymore. Let c uv be the number of children of I uv . Each of these 2SAT formula contains 2c uv variables and up to 4c uv (c uv − 1) clauses. Since every edge of G can only be a routing edge for exactly one matching edge, we have to solve at most n 2SAT formulas. The tree H consists of at most n/2 + 1 vertices (one for each matching edge), so a very conservative estimation is that we have to solve O(n) 2SAT formulas with O(n) variables and O(n 2 ) clauses each. Aspvall et al. [6] showed how to solve 2SAT in time linear in the number of clauses. We can use the linear-time algorithm of Section 3 to draw the IC-planar graph corresponding to the IC-planar embedding by picking the routing edges corresponding to the binary variables. Thus, our algorithm runs in O(n 3 ) time.
Open Problems
The research presented in this paper suggests interesting open problems.
Problem 1.
We have shown that every IC-planar graph has a straight-line drawing in quadratic area, although the angle formed by any two crossing edges can be small. Conversely, straight-line RAC drawings of IC-planar graphs may require exponential area. From an application perspective, it is interesting to design algorithms that compute a straight-line drawing of IC-planar graphs in polynomial area and good crossing resolution.
Problem 2. Also, although IC-planar graphs are both 1-planar and straight-line RAC drawable graphs, a characterization of the intersection between these two classes is still missing. In particular, studying whether NIC-planar graphs (see Zhang [53] ), which lie between IC-planar graphs and 1-planar graphs, are also RAC graphs may lead to new insights on this problem.
Problem 3. We proved that recognizing IC-planar graphs is NP-hard. Is it possible to design fixed-parameter tractable (FPT) algorithms for this problem, which improve the time complexity of those described by Bannister et al. [8] for 1-planar graphs, with respect to different parameters (vertex cover number, treedepth, cyclomatic number)? Are there other parameters that can be conveniently exploited for designing FPT testing algorithms for IC-planar graphs?
